

Netlist (block b)	
102	If (b has been netlisted incrementally && previously-generated HDL code should be reused)
104	reuse the previously-generated HDL code
106	return
108	else
110	for each sub-block b1 of b
112	Netlist (b1)
114	Use the HDL code for sub-blocks (if any) to generate new HDL code for b
116	return

FIG. 1




FIG. 2




FIG. 3

402

token configuration window

Product Family 406 Device 408 Speed 410 Package 412

Synthesis Tool 414

Target Directory 416 Browse...

Simulator System Period (sec) 418

FPGA System Clock Period (ns) 420

404 ☒ Transform this Subsystem into a Black Box

426 422 428 424 430

Generate OK Apply Cancel Help

FIG. 4




FIG. 5

The diagram shows a *simulation multiplexer window* (602). It contains two text prompts and corresponding input fields. The first prompt (604) is "For simulation, pass data from input port: (1 or 2)", followed by a text box containing the number "1". The second prompt (606) is "For generation, pass data from input port: (1 or 2)", followed by a text box containing the number "2". At the bottom of the window, there are three buttons: "OK", "Cancel", and "Help".

FIG. 6